In the CMOS image sensors (CISs), pixel size has been scaled down using advanced CMOS process and operational voltage has been reduced to implement a large pixel array [1] . With the decrease of light sensing area of the CISs, the sensitivity of the CISs decreases. However, in order to improve their sensitivity, the photodiodes have to occupy a large area in the CISs. For this reason, several methods to improve both the sensitivity and their integration density are being researched [2] [3] [4] .
Introduction
In the CMOS image sensors (CISs), pixel size has been scaled down using advanced CMOS process and operational voltage has been reduced to implement a large pixel array [1] . With the decrease of light sensing area of the CISs, the sensitivity of the CISs decreases. However, in order to improve their sensitivity, the photodiodes have to occupy a large area in the CISs. For this reason, several methods to improve both the sensitivity and their integration density are being researched [2] [3] [4] .
Normally, a high-sensitivity photodetector has a small dynamic range when it is applied to the pixel. However, the proposed photodetector in this paper has the control gate that makes it possible to have not only high-sensitivity but also extension of dynamic range by controlling sensitivity of the photodetector through the overlapping control gate.
The proposed photodetector has an overlapping control gate that controls the generated photocurrent by using 2-poly gate CMOS process. This photodetector was designed and fabricated using a 2-poly 4-metal 0.35 μm standard CMOS process and its optical responses were measured. Fig. 1 shows a cross-sectional view of the proposed gate/body-tied (GBT) PMOSFET-type photodetector with an overlapping control gate. When the light incident occurs through the poly silicon, the electron-hole pairs are separated by the built-in potential of the n-well and p-type silicon substrate. The holes are attracted to the channel and drift to the p+-drain. On the other hand, electrons cannot overcome a comparably high energy barrier for the electrons. Therefore, the electrons are accumulated in the n-well body, which decreases the potential of the floating gate because of the n-well/gate connection, acting as a negative gate voltage. This feedback mechanism greatly amplifies the photocurrent. With a capacitor structure between the control gate and the floating gate, control gate could adjust the energy barrier for the holes by force. The photodetector is able to select on/off operations by applying 3.3 V and 0 V to the control gate, respectively. Fig. 2 shows the schematic diagram and layout of the proposed photodetector. A conventional GBT photodetector with a transfer gate, which can control the charge transfer, has a large area at 3.8 x 5.7 μm 2 [5] . On the other hand, the proposed photodetector occupies an area of of 3.8 x 4.4 μm 2 , which is about 24 % smaller compared to the conventional GBT PMOSFET-type photodetector.
Operational principle
The floating gate is controlled by the overlapping control gate, which has the role of a transfer gate just like in the conventional GBT photodetector [5] .
Measurement results
Fig . 3 shows the variation of drain current (I DS ) with the control gate voltage(V CG ). The light source was a He-Ne laser (wavelength = 632.8 nm) with 5 mW optical power. The proposed photodetector was able to control the photocurrent by applying voltage to the control gate. As shown in the figure, when 3.3 V was applied to the control gate, the current was almost zero. When 0 V was applied, however, it was about 50 μA. Fig. 4 shows the variation of the drain current (I DS ) with the drain voltage (V DS ) as a function of optical power. When 0 V is biased on the control gate, the photocurrent was increased as a function of the optical power. As shown in the figure, the graph is similar to the I DS -V DS characteristics as the gate bias varies in the MOSFET. These results indicate that the incident light act as the gate bias. Fig. 5 and Fig. 6 show the normalized responsivity of conventional n+/p-sub photodiode and the proposed photodetector with the same area of 16.72 μm 2 . A Thermo Oriel 74000 monochromator was used to measure the responsivity. As shown in the figure, the responsivity of the proposed photodetector is over 100 times higher than conventional n+/p-sub photodiode at 700 nm. These results confirm that the proposed photodetector might be suitable for the high-sensitivity applications.
Conclusions
In this paper, a new high-sensitivity CMOS photodetector has been designed and fabricated. The proposed photodetector has an overlapping control gate which can control the floating gate of the GBT PMOSFET-type photodetector. By using the control gate, it is possible to select on/off operations for the photodetector and control the sensitivity of the photodetector.
The proposed CMOS photodetector can be used in high-sensitivity photodetector applications with a 24 % smaller chip area than conventional GBT PMOSFET-type photodetector with a transfer gate. 
